

T1040RDB

Page	Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T1040 DDR3L MEMORY INTERFACE
4	T1040 IFC INTERFACE
5	T1040 NOR and NAND FLASH INTERFACE
6	T1040 SPI FLASH and SDHC INTERFACE
7	T1040 SYSTEM LOGIC INTERFACE
8	T1040 ETHERNET and SERDES INTERFACE
9	SERDES MUX/DEMUX SWITCHs
10	T1040 QE INTERFACE
11	T1040 USB INTERFACE
12	T1040 POWER SUPPLY
13	T1040 PLL FILTERs and GROUND
14	T1040 DUART INTERFACE
15	RGMII ETHERNET PORT 1
16	RGMII ETHERNET PORT 2
17	SGMII ETHERNET PORT
18	QSGMII PHY 1
19	QSGMII PHY 2
20	QSGMII ETHERNET PORTs
21	10G EDC PHY and SFP+ CONNECTOR
22	PCIe X1/X4 SLOT, MINI PCIe and SATA CONNECTORs
23	POTS 1&2 INTERFACE
24	POTS 3&4 INTERFACE
25	POTS VBAT POWER SUPPLY
26	CPLD
27	SYSTEM CLOCK GENERATORs
28	SYSTEM CLOCK GENERATORs (cont.)
29	T1040 CORE POWER CONVERTOR
30	SYSTEM POWER CONVERTORs
31	SYSTEM POWER SWITCHs
32	SYSTEM POWER INPUT
33	MECHANICALs
34	CHANGE LIST


Version Control		
Version	Date	Modifications
V0.1	2013/06	First release of Schematics
V1.0	2013/10	Released to Manufacturing
V2.0	2014/01	Add SD_REFCLK1_SEL to select SerDes PLL1 input clock frequency Change the direction of the battery holder

Variants Description	
INTERPOSER	INTERPOSER version (normal + VIT)
T1040/T2081 RDB	T1040RDB version (normal + VNIT)

All information is subject to change without notice. No warranty, expressed or applied, is made as to the accuracy of the information contained herein. This schematic is provided for reference purposes only. Contact your Freescale representative to obtain the latest information on this product.


Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev A
Date:	Thursday, January 16, 2014	Sheet 1 of	34

SYSTEM BLOCK DIAGRAM




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date: Thursday, January 16, 2014		Sheet 2 of 34	

T1040 DDR3L MEMORY INTERFACE



Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 3 of 34	



T1040 IFC INTERFACE



T1040 RESET CONFIGURATION


```

cfg_rw_src[0:8]
0_0010_0111: NOR FLASH BOOT
0_0100_0000: SD CARD BOOT
0_0100_0101: SPI BOOT
1_0001_1001: NAND FLASH BOOT
    
```




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 4 of 34	

T1040 NOR and NAND FLASH INTERFACE




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 5 of	34

T1040 SPI FLASH and SDHC INTERFACE




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 6 of	34

T1040 SYSTEM LOGIC INTERFACE








Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 7	of 34

T1040 ETHERNET and SERDES INTERFACE






Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 8 of	34

SERDES MUX/DEMUX SWITCHES




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 9 of	34

T1040 QE INTERFACE



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 10 of 34	


T1040 USB INTERFACE



USBCLK BELONGS TO O1VDD
FOR T1040/T2081, USBCLK OPERATES AT 1.8V
FOR INTERPOSER, USBCLK OPERATES AT 3.3V

Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 11 of	34






T1040 POWER SUPPLY



USB_SVDD supply must ramp before or after the USB_HVDD and USB_OVDD supplies have ramped.



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 12 of 34	

T1040 PLL FILTERS and GROUND




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 13 of 34	


T1040 DUART and I2C DEVICE INTERFACE




I2C EEPROM



I2C THERMAL MONITOR






For RS232 ESD protection, place close to RJ45 connector.






Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 14 of 34	

RGMII ETHERNET PORT 1




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 15	of 34

RGMII ETHERNET PORT 2



Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 16	of 34


SGMII ETHERNET PORT



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 17	of 34

QSGMII PHY 1


T1040 ONLY!



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 18	of 34

QSGMII PHY 2










T1040 ONLY!



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 19	of 34

QSGMII ETHERNET PORTs


T1040 ONLY!



Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 20 of 34	

10G EDC PHY and SFP+ CONNECTOR

T2081 ONLY!





Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 21	of 34


PCIe X1/X4 SLOT, MINI PCIe and SATA CONNECTORS

PCIe x1/x4 SLOT


T1040: PCIe x1
T2081: PCIe x4




ON-BOARD SATA CONNECTOR



MINI PCIe CONNECTOR




MINI PCIe CONNECTOR



Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 22 of	34

POTS 1&2 INTERFACE


T1040 ONLY!



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 23	of 34

POTS 3&4 INTERFACE


T1040 ONLY!



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 24 of 34	


POTS VBAT POWER SUPPLY

T1040 ONLY!




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 25 of	34

CPLD




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 26 of	34

SYSTEM CLOCK GENERATORS




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 27	of 34

SYSTEM CLOCK GENERATORS (cont.)





T1040 ONLY!



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 28 of	34




T1040 CORE POWER CONVERTOR

For the first programming of the internal flash: VR_HOT_EN need to be connected to GND, via short Jumper and CPLD will drive both enables low. (I2C address in this mode 0Ah)
PROGRAMMING CONNECTOR



Important! Normal operation, switch is closed, but when going to sleep (and after cores are disabled), switch must be opened BEFORE power FET for VDD is turned off. Then when coming out of sleep, first turn on power FET for VDD, then close sense switch, then enable cores. This assures that there is no sensing of unstable or zero voltages.







When T2081, sleep mode is not used, may simply keep sense switch closed (SENSEVDD/SENSEGNDC pins are open when T2081).



Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 29	of 34

SYSTEM POWER CONVERTORS


2.2uH(HL P2525CZER2R2M01); I_{rms} = 8A, I_{sat} = 14A, DCR = 18mohm
 3.3uH(HL P2525CZER3R3M01); I_{rms} = 6A, I_{sat} = 13.5A, DCR = 28mohm
 4.7uH(HL P2525CZER4R7M01); I_{rms} = 5.5A, I_{sat} = 10A, DCR = 37mohm



Caution: separate analog and power ground and make connection at GND plane


Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date: Thursday, January 16, 2014	Sheet 30 of 34		

SYSTEM POWER SWITCHs



Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Thursday, January 16, 2014	Sheet 31 of	34

SYSTEM POWER INPUT





Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 32 of 34	

MECHANICALS



Fiducial Marks




Mouting Holes



Heatsink Fan



Layer Detail



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 33 of	34

CHANGE LIST

2013/6/12

1. Add DDR3 CKE pull down circuit for deep sleep
2. Change SYSCLK to 66.66MHz and DDRCLK to 133.33MHz
3. Change ICS557-05 S0-S2 configuration to support spread, but default no spread
4. Change power switch mosfet to IR
5. Add dip switch for board configuration form CPLD, but bit definition need to confirm

2013/6/13

1. Add 100MHz diff SYS_CLK to support single source clock input mode
2. Change SD card WP pin ESD protect circuit

2013/6/14

1. Correct JTAG_TRST_N single pin error
2. Change 1 MOSFET of VDD switch to 2 for decrease Rds-on

2013/6/17

1. Use Mux/Demux for SerDes to switch T1040/T2081
2. Change DVDD voltage select by MOSFET
3. Change 2N7002 MOSFET to IRLML6346
4. Change CVDD and EVDD connect to OVDD, add voltage translator to SPI and SDHC
5. Delete INTERPOER_N signal
6. Change FXO 2PIN connector to RJ11
7. Change DIN power connector to 20PIN ATX power connector
8. Correct 2V5 power DCDC chip from IR3898 to IR3897
9. Change low current MOSFET from IRFH6200 to IRLHM620
10. Change VCORE DCDC to IR36021
11. Add front panel LEDs
12. Add 3V3_PGOOD to CPLD for power-on reset

2013/6/19

1. Change EMI2 pull-up resistor to 270ohm for MDC and 510ohm for MDIO(pull-up to 1.8V)
2. Add MOSFET for USB PWRFAULT signal active high
3. Change ICS557-05 to IDT5V41236 for PCIE GEN2 and GEN3 support
4. Correct NCP1117 resistor value

2013/6/21

1. Update PRO config signals connection
2. Change CPLD from EPM240G to EPM570G

2013/6/22

1. Delete unused IFC_AD0-4 to 74LVC16373
2. Update IR36021 VCORE circuit

2013/6/23

1. Add T1040/T2081 detect LED
2. Add labels for LEDs and connectors
3. Add voltage translator for UART signals

2013/7/5

1. Change SD_REFCLK1 to 156.25MHz and SD_REFCLK2 to 100MHz
2. Change IRLHM620 to IRFHM4226
3. GVDD and USB power do not need to turn off (GVDD: 1V35_SLP for GVDD, delete MCKE pull-down circuit, delete MVREF_SLP MOSFET, change AVDD_D1 to 1V8_SLP)(USB: change USB_SVDD,USB_HVDD,USB_OVDD power to SLP power)
4. Change IR3897 and IR3898 to IR3473 or IR3475
5. Add 5V0_SLP to 7V0_DRV option for LDO cost
6. Change IR36021 programing connector pin order
7. Delete RCSP/RCSM temp sense circuit for loop2 of IR36021
8. Add more 10uF caps for VDDC and VDD
9. Update VSC8514 circuit refer to reference design

2013/7/7

1. Correct SD_TX/RX1 Mux/DeMux control pin connection
2. Change Mux/DeMux chip from PI3PCIE3215 to PI3PCIE3212,delete bead of power supply,change caps to 0.01uF
3. Add 2pin jumper for DDR3 voltage change to 1.5V support
4. Add 2pin 2mm wafer CPU_FAN connector
5. Add front panel connector and LED connector

2013/7/12

1. Add analog switch for sense VDDC or VDD select

2013/7/13

1. Correct IR3473 connection error
2. Change IR36021 programing connector pin order

2013/7/19

1. Add 20K pull-up to IFC_A[16-19],AVD,OE,WE,WP
2. Add IFC_LATCH_N to IFC voltage level translators
3. Change NAND RB pull-up to 1K
4. Change SD card ESD chip to Rclamp0524J
5. Change NOR MPN to S29GL01GP11TFIV10
6. Add 1.0V LDO for S1VDD, use NFM55PC155F1H4B instead of BLM18 bead for SVDD and XVDD
7. Change SD card insert and protect signal pull-up to 1.8V and connect to T2080 directly

2013/7/24

1. Connect EVT2, EVT3, EVT9, IRQ9 to CPLD for sleep mode control
2. Change I2C MUX address to 0x77
3. Add test point for CLK_OUT and RTC, change RTC pull-down to 10K
4. Add test point for 1588 signals
5. Change USB protect chip from SRV05-4 to VBUS054B-HSF
6. Change LED drive resistor from 330ohm to 510ohm
7. Correct VSC8514 QSGMII TX/RX pin out error
8. Add MCKE pull-down circuit
9. Add EVDD select circuit, SDHC support 1.8V or 3.3V, change SDHC_CLK serial resistor to 0 ohm
10. Add test points for SD_PLL_TPA and SD_PLL_TPD
11. Add optional filtering for USB_BIAS
12. Connect RGMII PHY tap pins together, change crystal caps from 20pF to 27pF, remove bead, add 0 ohm to ENSWREG, change RST to pull-up

2013/7/30

1. Change the VDD/VDDC sensing strategy
2. Change sleep mode enter or exit power control signals to 3 tiers (general IO power, core power, DDR power) and CKE isolate control signal, correct IRQ9 and EVT9 signal name
3. Change GND CKE chip from 74LVC1G125 to MOSFET

2013/8/2

1. Change EVDD switch signal to IRQ3 though CPLD(1.8V<->3.3V), delete SGMII PHY PME interrupt
2. Change SVDD and XVDD power enable signal belong to VCORE and GVDD
3. Change SVDD LDO from MIC49150 to MIC47100

2013/8/5

1. Change IDT5V41236 to IDT9FGV0641 to support single source clock
2. Delete differential output OSC of system clock

2013/8/8

1. Add 1uF input cap to IR3473/IR3475
2. Change all IR3473 OCP resistor to 10K

2013/8/15

1. Change SYS_REFCLK to 100MHz
2. Update IR3473/IR3475 circuit
3. Change SVDD and XVDD filter cap from NFM55PC155 to NFM21PC225

2013/8/20

1. Delete backpanel LEDs, LED header and front panel header

2013/8/23

1. Add SE SYSCLK and DIFF SYSCLK select control from CPLD, OD output for IDT9FGV0641(1.8V)
2. Isolate I2C1 for don't sleep chips

2013/9/4

1. Change PMC connector to TDM riser card connector
2. Change IRQs to CPLD then CPLD to T1040/T2081

2013/9/11

1. Change DDR3 SODIMM to UDIMM

2013/9/12

1. Add notes at page 1
2. Change DDR REFCLK from 133.33MHz to 66.66MHz

2013/9/27

1. Update system block diagram
2. Change DVDD and EVDD power select from 1 MOSFET to 2 MOSFET

2013/10/8

1. Change VCORE caps near T1040 from 10uF to 22uF

2013/10/10

1. Add 51ohm resistors for SPI signals
2. Change VCORE caps near T1040 to follow QDS board

2013/10/19

1. Add GVDD power-on delay
2. Correct 12V enable signal name
3. Add 2x22uF to 3.3V DCDC power input

2013/11/19

1. Change QSGMII PHY MPN

Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, January 16, 2014	Sheet 34 of	34