

Table of Contents


2	Notes and Block Diagram
3	CPU Misc
4	DDR2 Memory
5	CPU Power and Ground
6	I2C, SPI, SD/MMC, JTAG, RS232
7	TSEC, 1588, PCIe slots
8	Ethernet Phys
9	Ethernet Switch
10	Ethernet Ports
11	Local Bus and POR config
12	USB
13	Power
14	Reset, RCW PLDs, Optional MCU
15	Clocking
16	TDM COVER
17	SLIC Interface A
18	SLIC Interface B

Revisions


C	Release for PCB Rev C to support P1020E.	May 2009	Austin HW
D	Fixed all outstanding errata (CE5 - CE16)	Jan 2010	Austin HW

RDB supporting P1020, P1011, P2020, P2010 Devices

Schematic is used for different P1 and P2 devices.
The DNPs shown in this schematic accommodate P1020.


		NMG 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Austin HW		ICAP Classification: FCP: _____ FIUC: _____ PUBI: X	
Drawing Title: RDB for P1 and P2 Devices			
Drawn by: Austin HW		Page Title: Cover and TOC	
Approved: Austin HW	Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010		Sheet 1 of 18	

- Unless Otherwise Specified:
 - All resistors are in ohms, 5%, 1/8 Watt
 - All capacitors are in uF, 20%, 50V
 - All voltages are DC
 - All polarized capacitors are aluminum electrolytic
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



RDB Platform

- Common PCB supporting
 - P1020 @ 800 MHz core speed 0.95V
 - P2020 @ 1.2 GHz core speed 1.05V
- Memory
 - DDR2 – 512MB/1GB/2GB
 - NOR Flash – 16Mbyte (128Mbit device)
 - NAND Flash – 32MByte
 - SPI ROM – 16MByte
- PCIe
 - One standard PCIe connector (x1)
 - One mini PCIe connector (x1)
- Ethernet
 - Six 10/100/1000 ports as follows:
 - 4-ports from L2 switch connected to eTSEC1
 - 1 SGMII PHY connected to eTSEC2
 - 1 RGMII PHY connected to eTSEC3
- 1588
 - Clock input from DAC / VCXO circuitry
 - Accessible via test header
- I2C
 - Serial eePROM – boot loader
 - Serial eePROM – board identification
 - RTC
- SD/MMC card slot
- TDM
 - Support Legerity Dual SLIC
 - 4 FXS ports
 - 1 FXO port via relay
- USB
 - Option #1 -Two Mini AB connectors on IO Panel (default)
 - Option #2 –Two Type A connectors (front panel)
- MCU
 - 8-bit FSL microcontroller
- UARTs
 - Two DB9 connectors
- Form Factor
 - Mini-ITX chassis
- Schematics – OrCad; PCB - Allegro








freescale
 semiconductor

ICAP Classification: FCP: FIUC: <FIUC>PUBI: X
 Drawing Title: **RDB for P1 and P2 devices**
 Page Title: **CPU Misc**


Size	Document Number	PDF: SPF-26158	Rev
C	SCH-26158	PDF: SPF-26158	D

Date: Monday, February 01, 2010 | Sheet 3 of 18



For P2020, all VDD pins are common for both single and dual core devices.

Populate for single core P10xx devices and remove CPU_VDD resistor.



U40C		
Grounds (3 of 11)		
A1	GND_A1	GND_T15
A29	GND_A29	GND_T16
B5	GND_B5	GND_T17
B14	GND_B14	GND_T18
B27	GND_B27	GND_T19
C6	GND_C6	GND_T27
C8	GND_C8	GND_U11
C11	GND_C11	GND_U12
C18	GND_C18	GND_U13
C24	GND_C24	GND_U14
D16	GND_D16	GND_U15
D22	GND_D22	GND_U16
D25	GND_D25	GND_U17
E9	GND_E9	GND_U18
E28	GND_E28	GND_U19
F7	GND_F7	GND_V4
F17	GND_F17	GND_V11
G5	GND_G5	GND_V12
G9	GND_G9	GND_V13
G21	GND_G21	GND_V14
H3	GND_H3	GND_V15
H27	GND_H27	GND_V16
J7	GND_J7	GND_V17
J23	GND_J23	GND_V18
K4	GND_K4	GND_V19
K25	GND_K25	GND_V27
L1	GND_L1	GND_W2
L11	GND_L11	GND_W4
L13	GND_L13	GND_W11
L14	GND_L14	GND_W13
L15	GND_L15	GND_W14
L16	GND_L16	GND_W15
L17	GND_L17	GND_W16
L18	GND_L18	GND_W17
L19	GND_L19	GND_W18
M3	GND_M3	GND_W19
M4	GND_M4	GND_Y3
M6	GND_M6	GND_Y6
M11	GND_M11	GND_Y7
M12	GND_M12	GND_Y13
M13	GND_M13	GND_Y17
M14	GND_M14	GND_Y25
M15	GND_M15	GND_Y26
M16	GND_M16	GND_AA6
M17	GND_M17	GND_AA23
M18	GND_M18	GND_AA3
M19	GND_M19	GND_AA10
M26	GND_M26	GND_AA20
N2	GND_N2	GND_AA24
N11	GND_N11	GND_AD3
N12	GND_N12	GND_AD6
N13	GND_N13	GND_AD9
N14	GND_N14	GND_AF20
N15	GND_N15	GND_AG3
N16	GND_N16	GND_AG5
N17	GND_N17	GND_AG7
N18	GND_N18	GND_AG24
N19	GND_N19	GND_AG27
N28	GND_N28	GND_AJ1
P5	GND_P5	GND_AJ29
P11	GND_P11	
P12	GND_P12	
P13	GND_P13	
P14	GND_P14	
P15	GND_P15	
P16	GND_P16	
P17	GND_P17	
P18	GND_P18	
P19	GND_P19	
P24	GND_P24	
R3	GND_R3	
R11	GND_R11	
R12	GND_R12	
R14	GND_R14	
R15	GND_R15	
R16	GND_R16	
R17	GND_R17	
R18	GND_R18	
R19	GND_R19	
T6	GND_T6	
T11	GND_T11	
T12	GND_T12	
T13	GND_T13	
T14	GND_T14	
T15	GND_T15	
T16	GND_T16	
T17	GND_T17	
T18	GND_T18	
T19	GND_T19	
T27	GND_T27	
U11	GND_U11	
U12	GND_U12	
U13	GND_U13	
U14	GND_U14	
U15	GND_U15	
U16	GND_U16	
U17	GND_U17	
U18	GND_U18	
U19	GND_U19	
V4	GND_V4	
V11	GND_V11	
V12	GND_V12	
V13	GND_V13	
V14	GND_V14	
V15	GND_V15	
V16	GND_V16	
V17	GND_V17	
V18	GND_V18	
V19	GND_V19	
V27	GND_V27	
W2	GND_W2	
W4	GND_W4	
W11	GND_W11	
W12	GND_W12	
W13	GND_W13	
W14	GND_W14	
W15	GND_W15	
W16	GND_W16	
W17	GND_W17	
W18	GND_W18	
W19	GND_W19	
Y3	GND_Y3	
Y6	GND_Y6	
Y7	GND_Y7	
Y13	GND_Y13	
Y17	GND_Y17	
Y25	GND_Y25	
Y26	GND_Y26	
AA6	GND_AA6	
AA23	GND_AA23	
AA3	GND_AA3	
AA10	GND_AA10	
AA20	GND_AA20	
AA24	GND_AA24	
AD3	GND_AD3	
AD6	GND_AD6	
AD9	GND_AD9	
AF20	GND_AF20	
AG3	GND_AG3	
AG5	GND_AG5	
AG7	GND_AG7	
AG24	GND_AG24	
AG27	GND_AG27	
AJ1	GND_AJ1	
AJ29	GND_AJ29	
AG12	SGND_SRDS1	
AG17	SGND_SRDS2	
AG18	SGND_SRDS3	
AG19	SGND_SRDS4	
AH11	SGND_SRDS5	
AH15	SGND_SRDS6	
AH19	SGND_SRDS7	
AJ13	SGND_SRDS8	
AJ17	SGND_SRDS9	
AG13	SGND_SRDS10	
AG14	SGND_SRDS11	
AD11	XGND_SRDS1	
AD19	XGND_SRDS2	
AE14	XGND_SRDS3	
AE16	XGND_SRDS4	
AF11	XGND_SRDS5	
AF12	XGND_SRDS6	
AF18	XGND_SRDS7	
AG10	XGND_SRDS8	


freescale
semiconductor

ICAP Classification: FCP: _____ FIUC: <FIUC>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **CPU Power and Ground**


Size	Document Number	PDF: SPF-26158	Rev
C	SCH-26158	PDF: SPF-26158	D

Date: Monday, February 01, 2010 | Sheet 5 of 18


BOOT I2C1 EEPROM




SD/SDIO/MMC




JTAG




SPI




BRD EEPROM




THERM DEVICE



RS232 x 2





RTC






freescale
semiconductor

ICAP Classification: FCP: FIUC: -FIUC-PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **I2C, SPI, SD/MMC, JTAG, RS232, RTC**


Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 6 of 18	



Power Rail	Voltage Tolerance	Primary Power*	
		Peak (max) mA	Normal (max) mA
+3.3V	±9%	1,000	750
3.3Vaux	±9%	330	250
+1.5V	±5%	500	375




Power Rail	10 W Slot
+3.3V	Voltage tolerance ± 9% (max) Supply Current 3.0 A (max) Capacitive Load 1000 µF (max)
+12V	Voltage tolerance ± 8% Supply Current 0.5 A (max) Capacitive Load 300 µF (max)



IMPORTANT - x1 PCIe cards are rated as 10W are less. As such, only x1 PCIe cards are allowed in this slot. Secondly, the chassis supply can only support x1 PCIe cards.

NOTE: 1588 Interface Powered off LVDD = 2.5V




freescale
semiconductor

ICAP Classification: FCP: FIUC: <FIUC>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **TSEC, 1588, PCIe slots**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
--------	------------------------------------------	-------


Date: Monday, February 01, 2010 | Sheet 7 of 18

SGMII PHY



Power Supply Pins	Nominal Voltages	Associated Functional Pins
VDDIO	3.3V or 2.5V	RXLOS/SIGDET, MODDEF0/CLKOUT
VDDIO-MICRO	3.3V or 2.5V	EECLK/PLLMODE, EEDAT, TXDIS/SRESET, MDINT, MODDEF1/MDC, MODDEF2/MDIO, CLKOUTMICRO/OSCDIS
VDDIO-CTRL	3.3V or 2.5V	RESET, TDO, TDI, TMS, TCK, TRST
VDD33A	3.3V	LED[2:0], CMODE[3:0], TXVND, TXVPD, TXVNC, TXVPC, TXVNB, TXVPB, TXVNA, TXVPA, XTAL2, XTAL1/REFCLK, REFFILT, REFREXT
VDDREG	3.3V	REGOUT
VDD12	1.2V	RDP, RDN, TDP, TDN, SCLKP, SCLKN
VDD12A	1.2V	

RGMII PHY








freescale
semiconductor





ICAP Classification: FCP: FIUC: -FIUC-PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **Ethernet Phys**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 8 of 18	

GIGABIT ETHERNET SWITCH INTERFACE
MAC INTERFACE SIGNALS




ETHERNET SWITCH POWER PINS



Power Supply Pins	Nominal Voltages	Associated Functional Pins
VDDIO _{MAC}	3.3V, 2.5V, 1.5V	TXD[3:0], TX_CTL, TX_CLK, RXD[3:0], RX_CTL, RX_CLK, TXREF_n, CLK125 _{MAC}
VDDIO _{MICRO}	3.3V, 2.5V, 1.5V	SOFT_RESET, RESET, MDINT_n, MDIO, MDC, MICROREF, CLK125 _{MICRO}
VDDIO _{cell}	3.3V, 2.5V	TDI, TDO, TMS, TCK, TRST, EEDAT, EECLK
VDD33	3.3V	LED[4:0], CM[0DE]7-0], TXVn, TXVP, REF_REXT, REF_FILT, XTAL1

DECAPS FOR ETHERNET SWITCH



freescale
semiconductor

ICAP Classification: FCP: _____ FIUO: <FIUO>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **Ethernet Switch**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
--------	------------------------------------------	-------


Date: Monday, February 01, 2010 | Sheet 9 of 18

RGMII (eTSEC3) and SGMII (eTSEC2)

SWITCH PORT 1 & 2


SWITCH PORT 3 & 4

RGMII (eTSEC3)





RJ45 + MAGNETICS 2X1



SGMII (eTSEC2)




VSC7385 5 PORT SWITCH



RJ45 + MAGNETICS 2X1










RJ45 + MAGNETICS 2X1




freescale
semiconductor

ICAP Classification: FCP: _____ FIUC: <FIUC>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **Ethernet RJ-45 Ports**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 10 of 18	



USB




Optional cable header for front panel USB connectivity.

Resistors to be placed at cable header.

ICAP Classification:	FCP: FIUC: <FIUC>PUBI: X
Drawing Title:	RDB for P1 and P2 devices
Page Title:	USB
Size C	Document Number SCH-26158 PDF: SPF-26158
Date:	Monday, February 01, 2010 Sheet 12 of 18


1.2V: VSC7385



$$R1 = R2 \times (V_{out}/0.9 - 1)$$


R1 must be < 1KOhm

1.5V: mini-PCIe connector




$$V_{out} = 1.25 \times (1 + R2/R1) + I_{adj} \times R2$$

2.5V: ETHERNET RGMII




$$V_{out} = 1.25 \times (1 + R2/R1) + I_{adj} \times R2$$

DDR2 POWER




3.3V: PCIe slot



NOTE: This regulator is needed due to the limited 3.3V power from the ITX supply.


C69 is adjacent to this regulator as well. Its a 470UF capacitor.

3.3V standby:



$$V_{out} = 1.25 \times (1 + R2/R1) + I_{adj} \times R2$$


CHASSIS RESET




LOCAL RESET

CHASSIS PWR


PWR SWITCH (INSIDE ITX)




CHASSIS PWR LED




FAN HEADER #2



FAN HEADER #1



ATX Input Power Connector




freescale
semiconductor

ICAP Classification: FCP: FIUC: <FIUC>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **Misc Power & ITX Connections**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 13 of 18	

CPU VDD POWER

CFG_CPU_VDD[0:1] = b*01 => MGN high VDD=1.05V P2020 Devices
 CFG_CPU_VDD[0:1] = b*00 => MGN low VDD=0.95V P1020 Devices
 CFG_CPU_VDD[0:1] = b*1X => MGN tristated... VDD=1.00V P1020 Devices (second option)



Keep ground loop from these caps to the bottom side MOSFET as short as possible.

Resistor and cap are place holders. If used, values will likely change.

Keep distance short on both sides of C537.

Route ISEN lines as close as possible.

Ensure sense is as close to processor as possible.


Temperature Measurement place near inductor.

- NOTES
- 1). Vout strapped to 1.00 V. MGN pin used to adjust up or down.
 - 2). UVLO = 4.18V
 - 3). SS = 5 ms, DLY = 10 ms
 - 4). fsw = 571kHz
 - 5). ILIM = 70mV / 5.5mohm = 12.7A
 - 6). I2C ADDR = 0x11
 - 7). CFG = AUTO DETECT






freescale
semiconductor

ICAP Classification: FCP: FIUC: <FIUC>PUBI: X
 Drawing Title: **RDB for P1 and P2 devices**
 Page Title: **VDD POWER SUPPLY**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 14 of 18	



NOTE: Due to weird CRCs occurring from the Ethernet PHYs, had to go with direct and separate 25MHz oscillators. Not the most efficient or cost effective, but did prove to resolve the weird CRC dilemma.



freescale
semiconductor

ICAP Classification: FCP: FIUO: <FIUO>PUBI: X
Drawing Title: **RDB for P1 and P2 devices**
Page Title: **Clocking**





Size	Document Number	PDF: SPF-26158	Rev
C	SCH-26158	PDF: SPF-26158	D
Date:	Monday, February 01, 2010	Sheet 15 of 18	

NOR FLASH BANK SELECTION


REV B and later - uses new switch option. See SW4
 REV A - uses two pin option denoted below

 When Jumper is across pins 7-8, low bank selected.
 When Jumper is across pins 7-9, high bank selected.

NOTE: NON-STANDARD connection on pins
 6, 7, and 8 of P7.



Micro-controller shown below not currently used.



freescale semiconductor

ICAP Classification: FCP: _____ FIUO: _____ PUBI: X


Drawing Title: **RDB for P1 and P2 devices**

Page Title: **Reset, RCW PLDs, Optional MCU**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 16 of 18	

SLIC INTERFACE_1


VOICE PORT 1 & 2



Le88266DLC

This sheet is only applicable for devices that have a TDM Port. For example, P1020.
TDM Port not Available for P2020

ICAP Classification: FCP: FILU: PUBI: X		
Drawing Title: RDB for P1 and P2 devices		
Page Title: SLIC INTERFACE 1		
Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 17 of 18	





NOTE:
Connected
to Panel
mount RJ11

RELAY STATE

STATE	TIP_FXS Connected to	RING_FXS Connected to
ENERGIZED	TIP4 (FXS)	RING4 (FXS)
DEENERGIZED	TIP_FXO	RING_FXO

This sheet is only applicable for devices that have a TDM Port. For example, P1020. TDM Port not Available for P2020

SLIC POWER SUPPLY



Place near SLIC

ICAP Classification: FCP: FILJO: PUBI: X
 Drawing Title: **RDB for P1 and P2 devices**
 Page Title: **SLIC INTERFACE 2**

Size C	Document Number SCH-26158 PDF: SPF-26158	Rev D
Date: Monday, February 01, 2010	Sheet 18 of 18	